ELF0@@"!?#{ @ @{¨#_?#{{#_tegra234-pinctrltouch_clk_pcc4uart3_rx_pcc6uart3_tx_pcc5gen8_i2c_sda_pdd2gen8_i2c_scl_pdd1spi2_mosi_pcc2gen2_i2c_scl_pcc7spi2_cs0_pcc3gen2_i2c_sda_pdd0spi2_sck_pcc0spi2_miso_pcc1can1_dout_paa2can1_din_paa3can0_dout_paa0can0_din_paa1can0_stb_paa4can0_en_paa5soc_gpio49_paa6can0_err_paa7can1_stb_pbb0can1_en_pbb1soc_gpio50_pbb2can1_err_pbb3sce_error_pee0batt_oc_pee3bootv_ctl_n_pee7power_on_pee4soc_gpio26_pee5soc_gpio27_pee6ao_retention_n_pee2vcomp_alert_pee1hdmi_cec_pgg0CAN0_DOUT_PAA0CAN0_DIN_PAA1CAN1_DOUT_PAA2CAN1_DIN_PAA3CAN0_STB_PAA4CAN0_EN_PAA5SOC_GPIO49_PAA6CAN0_ERR_PAA7CAN1_STB_PBB0CAN1_EN_PBB1SOC_GPIO50_PBB2CAN1_ERR_PBB3SPI2_SCK_PCC0SPI2_MISO_PCC1SPI2_MOSI_PCC2SPI2_CS0_PCC3TOUCH_CLK_PCC4UART3_TX_PCC5UART3_RX_PCC6GEN2_I2C_SCL_PCC7GEN2_I2C_SDA_PDD0GEN8_I2C_SCL_PDD1GEN8_I2C_SDA_PDD2SCE_ERROR_PEE0VCOMP_ALERT_PEE1AO_RETENTION_N_PEE2BATT_OC_PEE3POWER_ON_PEE4SOC_GPIO26_PEE5SOC_GPIO27_PEE6BOOTV_CTL_N_PEE7HDMI_CEC_PGG0soc_gpio08_pb0soc_gpio36_pm5soc_gpio53_pm6soc_gpio55_pm4soc_gpio38_pm7soc_gpio39_pn1soc_gpio40_pn2dp_aux_ch0_hpd_pm0dp_aux_ch1_hpd_pm1dp_aux_ch2_hpd_pm2dp_aux_ch3_hpd_pm3dp_aux_ch1_p_pn3dp_aux_ch1_n_pn4dp_aux_ch2_p_pn5dp_aux_ch2_n_pn6dp_aux_ch3_p_pn7dp_aux_ch3_n_pn0eqos_td3_pe4eqos_td2_pe3eqos_td1_pe2eqos_td0_pe1eqos_rd3_pf1eqos_rd2_pf0eqos_rd1_pe7eqos_sma_mdio_pf4eqos_rd0_pe6eqos_sma_mdc_pf5eqos_compeqos_txc_pe0eqos_rxc_pf3eqos_tx_ctl_pe5eqos_rx_ctl_pf2pex_l2_clkreq_n_pk4pex_wake_n_pl2pex_l1_clkreq_n_pk2pex_l1_rst_n_pk3pex_l0_clkreq_n_pk0pex_l0_rst_n_pk1pex_l2_rst_n_pk5pex_l3_clkreq_n_pk6pex_l3_rst_n_pk7pex_l4_clkreq_n_pl0pex_l4_rst_n_pl1soc_gpio34_pl3pex_l5_clkreq_n_paf0pex_l5_rst_n_paf1pex_l6_clkreq_n_paf2pex_l6_rst_n_paf3pex_l10_clkreq_n_pag6pex_l10_rst_n_pag7pex_l7_clkreq_n_pag0pex_l7_rst_n_pag1pex_l8_clkreq_n_pag2pex_l8_rst_n_pag3pex_l9_clkreq_n_pag4pex_l9_rst_n_pag5qspi0_io3_pc5qspi0_io2_pc4qspi0_io1_pc3qspi0_io0_pc2qspi0_sck_pc0qspi0_cs_n_pc1qspi1_io3_pd3qspi1_io2_pd2qspi1_io1_pd1qspi1_io0_pd0qspi1_sck_pc6qspi1_cs_n_pc7qspi_compsdmmc1_clk_pj0sdmmc1_cmd_pj1sdmmc1_compsdmmc1_dat3_pj5sdmmc1_dat2_pj4sdmmc1_dat1_pj3sdmmc1_dat0_pj2ufs0_rst_n_pae1ufs0_ref_clk_pae0spi3_miso_py1spi1_cs0_pz6spi3_cs0_py3spi1_miso_pz4spi3_cs1_py4spi1_sck_pz3spi3_sck_py0spi1_cs1_pz7spi1_mosi_pz5spi3_mosi_py2uart2_tx_px4uart2_rx_px5uart2_rts_px6uart2_cts_px7uart5_tx_py5uart5_rx_py6uart5_rts_py7uart5_cts_pz0gpu_pwr_req_px0gp_pwm3_px3gp_pwm2_px2cv_pwr_req_px1usb_vbus_en0_pz1usb_vbus_en1_pz2extperiph2_clk_pp1extperiph1_clk_pp0cam_i2c_sda_pp3cam_i2c_scl_pp2soc_gpio23_pp4soc_gpio24_pp5soc_gpio25_pp6pwr_i2c_scl_pp7pwr_i2c_sda_pq0soc_gpio28_pq1soc_gpio29_pq2soc_gpio30_pq3soc_gpio31_pq4soc_gpio32_pq5soc_gpio33_pq6soc_gpio35_pq7soc_gpio37_pr0soc_gpio56_pr1uart1_cts_pr5uart1_rts_pr4uart1_rx_pr3uart1_tx_pr2cpu_pwr_req_pi5uart4_cts_ph6uart4_rts_ph5uart4_rx_ph4uart4_tx_ph3gen1_i2c_scl_pi3gen1_i2c_sda_pi4soc_gpio20_pg7soc_gpio21_ph0soc_gpio22_ph1soc_gpio13_pg0soc_gpio14_pg1soc_gpio15_pg2soc_gpio16_pg3soc_gpio17_pg4soc_gpio18_pg5soc_gpio19_pg6soc_gpio41_ph7soc_gpio42_pi0soc_gpio43_pi1soc_gpio44_pi2soc_gpio06_ph2soc_gpio07_pi6dap4_sclk_pa4dap4_dout_pa5dap4_din_pa6dap4_fs_pa7dap6_sclk_pa0dap6_dout_pa1dap6_din_pa2dap6_fs_pa3soc_gpio45_pad0soc_gpio46_pad1soc_gpio47_pad2soc_gpio48_pad3soc_gpio57_pac4soc_gpio58_pac5soc_gpio59_pac6soc_gpio60_pac7spi5_cs0_pac3spi5_miso_pac1spi5_mosi_pac2spi5_sck_pac0gpuartci2c8spi2i2c2can1can0rsvd0eth0eth2eth1dpeth3i2c4i2c7i2c9eqospe2pe1pe0pe3pe4pe5pe6pe10pe7pe8pe9qspi0qspi1qspisdmmc1scesocgpiohdmiufs0spi3spi1uartbuarteusbextperiph2extperiph1i2c3vi0i2c5uartauartdi2c1i2s4i2s6audspi5touchuartjrsvd1wdttscdmic3ledvi0_alti2s5nvextperiph3extperiph4spi4cclai2s2i2s1i2s8i2s3rsvd2dmic5dcadisplaybdisplayavi1dcbdmic1dmic4i2s7dmic2dspk0rsvd3tsc_altistctrlvi1_altdspk1igpuDAP6_SCLK_PA0DAP6_DOUT_PA1DAP6_DIN_PA2DAP6_FS_PA3DAP4_SCLK_PA4DAP4_DOUT_PA5DAP4_DIN_PA6DAP4_FS_PA7SOC_GPIO08_PB0QSPI0_SCK_PC0QSPI0_CS_N_PC1QSPI0_IO0_PC2QSPI0_IO1_PC3QSPI0_IO2_PC4QSPI0_IO3_PC5QSPI1_SCK_PC6QSPI1_CS_N_PC7QSPI1_IO0_PD0QSPI1_IO1_PD1QSPI1_IO2_PD2QSPI1_IO3_PD3EQOS_TXC_PE0EQOS_TD0_PE1EQOS_TD1_PE2EQOS_TD2_PE3EQOS_TD3_PE4EQOS_TX_CTL_PE5EQOS_RD0_PE6EQOS_RD1_PE7EQOS_RD2_PF0EQOS_RD3_PF1EQOS_RX_CTL_PF2EQOS_RXC_PF3EQOS_SMA_MDIO_PF4EQOS_SMA_MDC_PF5SOC_GPIO13_PG0SOC_GPIO14_PG1SOC_GPIO15_PG2SOC_GPIO16_PG3SOC_GPIO17_PG4SOC_GPIO18_PG5SOC_GPIO19_PG6SOC_GPIO20_PG7SOC_GPIO21_PH0SOC_GPIO22_PH1SOC_GPIO06_PH2UART4_TX_PH3UART4_RX_PH4UART4_RTS_PH5UART4_CTS_PH6SOC_GPIO41_PH7SOC_GPIO42_PI0SOC_GPIO43_PI1SOC_GPIO44_PI2GEN1_I2C_SCL_PI3GEN1_I2C_SDA_PI4CPU_PWR_REQ_PI5SOC_GPIO07_PI6SDMMC1_CLK_PJ0SDMMC1_CMD_PJ1SDMMC1_DAT0_PJ2SDMMC1_DAT1_PJ3SDMMC1_DAT2_PJ4SDMMC1_DAT3_PJ5PEX_L0_CLKREQ_N_PK0PEX_L0_RST_N_PK1PEX_L1_CLKREQ_N_PK2PEX_L1_RST_N_PK3PEX_L2_CLKREQ_N_PK4PEX_L2_RST_N_PK5PEX_L3_CLKREQ_N_PK6PEX_L3_RST_N_PK7PEX_L4_CLKREQ_N_PL0PEX_L4_RST_N_PL1PEX_WAKE_N_PL2SOC_GPIO34_PL3DP_AUX_CH0_HPD_PM0DP_AUX_CH1_HPD_PM1DP_AUX_CH2_HPD_PM2DP_AUX_CH3_HPD_PM3SOC_GPIO55_PM4SOC_GPIO36_PM5SOC_GPIO53_PM6SOC_GPIO38_PM7DP_AUX_CH3_N_PN0SOC_GPIO39_PN1SOC_GPIO40_PN2DP_AUX_CH1_P_PN3DP_AUX_CH1_N_PN4DP_AUX_CH2_P_PN5DP_AUX_CH2_N_PN6DP_AUX_CH3_P_PN7EXTPERIPH1_CLK_PP0EXTPERIPH2_CLK_PP1CAM_I2C_SCL_PP2CAM_I2C_SDA_PP3SOC_GPIO23_PP4SOC_GPIO24_PP5SOC_GPIO25_PP6PWR_I2C_SCL_PP7PWR_I2C_SDA_PQ0SOC_GPIO28_PQ1SOC_GPIO29_PQ2SOC_GPIO30_PQ3SOC_GPIO31_PQ4SOC_GPIO32_PQ5SOC_GPIO33_PQ6SOC_GPIO35_PQ7SOC_GPIO37_PR0SOC_GPIO56_PR1UART1_TX_PR2UART1_RX_PR3UART1_RTS_PR4UART1_CTS_PR5GPU_PWR_REQ_PX0CV_PWR_REQ_PX1GP_PWM2_PX2GP_PWM3_PX3UART2_TX_PX4UART2_RX_PX5UART2_RTS_PX6UART2_CTS_PX7SPI3_SCK_PY0SPI3_MISO_PY1SPI3_MOSI_PY2SPI3_CS0_PY3SPI3_CS1_PY4UART5_TX_PY5UART5_RX_PY6UART5_RTS_PY7UART5_CTS_PZ0USB_VBUS_EN0_PZ1USB_VBUS_EN1_PZ2SPI1_SCK_PZ3SPI1_MISO_PZ4SPI1_MOSI_PZ5SPI1_CS0_PZ6SPI1_CS1_PZ7SPI5_SCK_PAC0SPI5_MISO_PAC1SPI5_MOSI_PAC2SPI5_CS0_PAC3SOC_GPIO57_PAC4SOC_GPIO58_PAC5SOC_GPIO59_PAC6SOC_GPIO60_PAC7SOC_GPIO45_PAD0SOC_GPIO46_PAD1SOC_GPIO47_PAD2SOC_GPIO48_PAD3UFS0_REF_CLK_PAE0UFS0_RST_N_PAE1PEX_L5_CLKREQ_N_PAF0PEX_L5_RST_N_PAF1PEX_L6_CLKREQ_N_PAF2PEX_L6_RST_N_PAF3PEX_L7_CLKREQ_N_PAG0PEX_L7_RST_N_PAG1PEX_L8_CLKREQ_N_PAG2PEX_L8_RST_N_PAG3PEX_L9_CLKREQ_N_PAG4PEX_L9_RST_N_PAG5PEX_L10_CLKREQ_N_PAG6PEX_L10_RST_N_PAG7EQOS_COMPQSPI_COMPSDMMC1_COMPnvidia,tegra234-pinmuxnvidia,tegra234-pinmux-aon Z 6HT  @? 347HT   @? 347HT    @? 348HT    @? 348HT $ @? 348HT( ( ( , @? 348HT0 0 0 4 @? 348HT8 8 8 < @? 348HT@ @ @ D @? 348HTH H H L @? 348HTP P P T @? 348HT0000@? s78HT000 0@? s78HT0000@? s78HT0000@? s79:U 0 0 0$0@? s78HT(0(0(0,0@? s78HT00000040@? s7:HU808080<0@? s7;IT@0@0@0D0@? s7;ITH0H0H0L0@? s7:HUP0P0P0T0@? s7:HUX0X0X0\0@? s7 8HT@? 34!8HT   $@? 348HT(((,@? 348HT888<@? 348HT@@@D@? 348HTHHHL@? 34"MO0004@? 34.8HT888<@? 34.8HT@@@D@? 34-8MTHHHL@? 34?HTPPPT@? 349HTXXX\@? 348HT```d@? 34@NThhhl@? 34ANTpppt@? 34>OTxxx|@? 34>PX@? 34>PX@? 34/8HT@? 34/8HT@? 34/8HT@? 34/8HT@? 348HT@@@@@? 3408QT@@@ @@? 340BHT@@@@@? 3408QT@@@@@? 340BHT @ @ @$@@? 3418HT(@(@(@,@@? 3418HT0@0@0@4@@? 34HT8@8@8@<@@? 34QT@@@@@@D@@? 348QTH@H@H@L@@? 348HTP@P@P@T@@? 34BHTX@X@X@\@@? 34BHT`@`@`@d@@? 34BHTh@h@h@l@@? 34CHTp@p@p@t@@? 348HTx@x@x@|@@? 348HT@@@@@? 34DHT@@@@@? 34DHT@@@@@? 34DHT@@@@@? 34DHT@@@@@? 348HT@@@@@? 348HT@@@@@? 3428HT  @? 3428HT   @? 3428HT    @? 3428HT    @? 3438HT $ @? 3438HT( ( ( , @? 3438HT0 0 0 4 @? 3438HT8 8 8 < @? 34EHT@? 34EHT @? 34EHT@? 34EHT@? 34FH   $@? 34FH(((,@? 344FHT0004@? 34F?Y888<@? 345GRT@@@D@? 345GSTHHHL@? 345GRTPPPT@? 345GSTXXX\@? 34 ~}|{zyxwvutsrqponmlkjihgfedcba`_^]\[ZYXWVUTSRQPONMLKJIHGFEDCBA@?>=<;:9876543210/.-,+*)('&%$#"!    !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~R"intMM  * oMwM,M  @MMM.  !  ' /% 53 <AM ax x M M ;+  MM0M}M#   Ml        !"#$%&'()*+,-./ M M MM!M:h MMMM/ FJwM     M       !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~M         &  T                                         # ' + / 3 7 ; ? C G K O S W [ _ c g k o s w {                                           # ' + / 3 7 ; ? C G K O S W [ _ c g k o s w {                                           # ' + / 3 7 ; ? C G K O S W [ _ c g k o s w {            Md       !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY }t Yd t    a$  ,    &   !  ^$ ! ,  L!  (>! !I: ; 9 >! !I: ; 9!<  !I : ;9 I > !I: ;9! I !I/ <I>! !I: ;9!.?: ;9 'I<% U$ > : ; 9 I &4: ; 9 I?( 4: ; 9 I.?: ; 9 'I<.: ;9 'I@|.: ;9 'I@|: ;9 I4: ;9 I<8(8(   / ! / J-!0 =HRTIMER_MAX_CLOCK_BASESTEGRA_MUX_PE10TEGRA_PIN_POWER_ON_PEE4TEGRA_PIN_SOC_GPIO06_PH2WORK_OFFQ_DISABLE_SHIFTTEGRA_PIN_SPI1_MOSI_PZ5TEGRA_PIN_GP_PWM3_PX3soc_gpio37_pr0_pinsWMARK_LOWTEGRA_PIN_SOC_GPIO21_PH0pex_l10_clkreq_n_pag6_pinsGNU C11 13.2.0 -mlittle-endian -mgeneral-regs-only -mabi=lp64 -mbranch-protection=pac-ret -mstack-protector-guard=sysreg -mstack-protector-guard-reg=sp_el0 -mstack-protector-guard-offset=1288 -g -O2 -std=gnu11 -fshort-wchar -funsigned-char -fno-common -fno-PIE -fno-strict-aliasing -fno-asynchronous-unwind-tables -fno-unwind-tables -fno-delete-null-pointer-checks -fno-allow-store-data-races -fstack-protector-strong -fno-omit-frame-pointer -fno-optimize-sibling-calls -ftrivial-auto-var-init=zero -fno-stack-clash-protection -falign-functions=4 -fstrict-flex-arrays=3 -fno-strict-overflow -fstack-check=no -fconserve-stack -fno-var-tracking -femit-struct-debug-baseonly -fstack-protector-strongTEGRA_PIN_SOC_GPIO48_PAD3WORK_OFFQ_POOL_SHIFTNR_ZONE_LRU_BASETEGRA_MUX_CCLATEGRA_PIN_DAP6_SCLK_PA0PCPU_FC_NRDQST_LOOKUPSTEGRA_PIN_CAN1_DOUT_PAA2pex_l9_rst_n_pag5_pinsTEGRA_PIN_EQOS_TD0_PE1TEGRA_PIN_EQOS_COMPTEGRA_PIN_PEX_L0_CLKREQ_N_PK0spi2_miso_pcc1_pinsPGDEMOTE_DIRECTcpu_pwr_req_pi5_pinsWORK_OFFQ_LEFTTEGRA_PIN_SOC_GPIO38_PM7TEGRA_PIN_SOC_GPIO58_PAC5PGPROMOTE_CANDIDATEsoc_gpio17_pg4_pinsKMALLOC_NORMALNR_ZONE_ACTIVE_FILETEGRA_PIN_CAN0_DOUT_PAA0TEGRA_PIN_SOC_GPIO53_PM6uart5_rts_py7_pinsTEGRA_PIN_QSPI0_SCK_PC0TEGRA_MUX_TSCTEGRA_PIN_UART3_RX_PCC6TEGRA_MUX_RSVD0TEGRA_MUX_RSVD1TEGRA_PIN_SPI2_MOSI_PCC2spi1_sck_pz3_pinsTEGRA_MUX_RSVD3TEGRA_PIN_SPI1_CS0_PZ6spi2_sck_pcc0_pinsdap6_sclk_pa0_pinsNUMA_FOREIGNPGPROMOTE_SUCCESStegra234_pinctrl_aon__SD_PREFER_SIBLINGuart2_rts_px6_pinscan0_din_paa1_pinsSB_FREEZE_COMPLETEPGDEMOTE_KHUGEPAGEDTEGRA_PIN_UART4_RX_PH4NR_FOLL_PIN_ACQUIREDTEGRA_PIN_CAN0_STB_PAA4WORK_STRUCT_COLOR_BITSPCPU_FC_AUTOTEGRA_PIN_SOC_GPIO29_PQ2NUMA_OTHERdp_aux_ch0_hpd_pm0_pinssoc_gpio15_pg2_pinsTEGRA_PIN_CAM_I2C_SCL_PP2FDPIC_FUNCPTRSnode_stat_itemkmalloc_cache_typeqspi1_io0_pd0_pinsTEGRA_PIN_SDMMC1_CLK_PJ0TEGRA_PIN_QSPI0_IO0_PC2TEGRA_PIN_DAP4_DIN_PA6TEGRA_PIN_SOC_GPIO32_PQ5HRTIMER_BASE_BOOTTIMENUMA_HITTEGRA_PIN_SPI1_SCK_PZ3TEGRA_MUX_USBTEGRA_PIN_SDMMC1_DAT0_PJ2MM_SHMEMPAGESsoc_gpio60_pac7_pinsTEGRA_PIN_EQOS_RD0_PE6TEGRA_PIN_SPI2_SCK_PCC0pex_wake_n_pl2_pinsTEGRA_MUX_VI0TEGRA_MUX_VI1LRU_ACTIVE_FILEWORKINGSET_RESTORE_FILETEGRA_PIN_SDMMC1_CMD_PJ1TEGRA_PIN_UART1_TX_PR2TEGRA_MUX_TSC_ALTspi3_mosi_py2_pinsTEGRA_PIN_CAN1_STB_PBB0soc_gpio22_ph1_pinsdap4_dout_pa5_pinsTEGRA_PIN_SDMMC1_DAT3_PJ5TEGRA_PIN_DAP4_FS_PA7tegra234_pinctrl_driverTEGRA_PIN_QSPI1_IO2_PD2NR_KMALLOC_TYPESTEGRA_PIN_SOC_GPIO19_PG6qspi0_io3_pc5_pinsTEGRA_PIN_CAN1_EN_PBB1TEGRA_PIN_SOC_GPIO33_PQ6eqos_txc_pe0_pinsNR_SHMEM_THPSUNAME26__SD_BALANCE_WAKEHRTIMER_BASE_TAIgp_pwm3_px3_pinsTEGRA_MUX_PE1TEGRA_PIN_SOC_GPIO20_PG7TEGRA_PIN_SOC_GPIO27_PEE6TEGRA_MUX_PE5work_bitsTEGRA_MUX_PE6TEGRA_MUX_VI1_ALTTEGRA_MUX_PE7TEGRA_PIN_UART3_TX_PCC5spi3_cs0_py3_pinsTEGRA_PIN_PEX_L4_CLKREQ_N_PL0NR_NODE_STATESlong intspi3_miso_py1_pinsTEGRA_PIN_PEX_L7_CLKREQ_N_PAG0WORKINGSET_NODERECLAIMsoc_gpio56_pr1_pins__SD_BALANCE_NEWIDLETEGRA_PIN_UART1_RX_PR3pdevTEGRA_MUX_WDTTEGRA_PIN_SDMMC1_COMPclass_raw_spinlock_irq_tuart2_cts_px7_pinsdp_aux_ch2_hpd_pm2_pinsshort unsigned intvcomp_alert_pee1_pinsTEGRA_PIN_GEN1_I2C_SCL_PI3__SD_OVERLAPsoc_gpio53_pm6_pinsLRU_UNEVICTABLEMOD_MEM_NUM_TYPESextperiph2_clk_pp1_pinstouch_clk_pcc4_pinspex_l4_rst_n_pl1_pinsTEGRA_PIN_SPI2_MISO_PCC1NR_FILE_DIRTYTEGRA_PIN_QSPI1_IO1_PD1TEGRA_PIN_DP_AUX_CH3_HPD_PM3DQST_DROPSqspi1_io3_pd3_pinsclass_raw_spinlock_irqsave_teqos_td0_pe1_pinsWORK_OFFQ_FLAG_ENDWORK_OFFQ_POOL_BITSWORK_OFFQ_BH_BITTEGRA_PIN_SOC_GPIO26_PEE5TEGRA_MUX_TOUCHsigned charADDR_LIMIT_32BITHRTIMER_BASE_REALTIME_SOFTNR_FREE_CMA_PAGESNR_ZONE_INACTIVE_FILENR_ACTIVE_ANONnode_statesao_retention_n_pee2_pinsqspi1_cs_n_pc7_pinspex_l6_rst_n_paf3_pinsNR_ISOLATED_FILETEGRA_MUX_EQOSHRTIMER_BASE_MONOTONIC_SOFTTEGRA_PIN_GEN2_I2C_SCL_PCC7soc_gpio31_pq4_pinspid_typeTEGRA_PIN_SOC_GPIO28_PQ1vec_typeTEGRA_MUX_ETH0TEGRA_MUX_ETH1TEGRA_MUX_ETH2TEGRA_MUX_ETH3unsigned charsoc_gpio19_pg6_pinsTEGRA_PIN_DAP4_DOUT_PA5TEGRA_MUX_I2C1NR_KERNEL_STACK_KBTEGRA_MUX_I2C3TEGRA_MUX_I2C4TEGRA_MUX_I2C5TEGRA_MUX_I2C7TEGRA_MUX_I2C8pex_l9_clkreq_n_pag4_pinsnuma_stat_itemTEGRA_MUX_EXTPERIPH3tegra_pinctrl_probeDQST_READSTEGRA_PIN_PEX_L7_RST_N_PAG1TEGRA_MUX_DMIC1TEGRA_MUX_DMIC2TEGRA_MUX_DMIC3TEGRA_MUX_DMIC4TEGRA_MUX_DMIC5WMARK_MINsoc_gpio58_pac5_pinsTEGRA_PIN_SOC_GPIO31_PQ4MIGRATE_ISOLATEclass_spinlock_irqsave_tNR_ANON_THPScv_pwr_req_px1_pinspex_l3_clkreq_n_pk6_pinsDQST_SYNCSTEGRA_PIN_GPU_PWR_REQ_PX0qspi0_io1_pc3_pins_BoolKMALLOC_RANDOM_ENDSTICKY_TIMEOUTSsoc_gpio55_pm4_pinscan0_err_paa7_pinsKMALLOC_CGROUPPIDTYPE_PIDsoc_gpio24_pp5_pinscharusb_vbus_en0_pz1_pinssoc_gpio43_pi1_pinsmoduleTEGRA_PIN_EQOS_RXC_PF3TEGRA_PIN_SOC_GPIO13_PG0TEGRA_PIN_SDMMC1_DAT2_PJ4pex_l10_rst_n_pag7_pinstegra234_pinctrl_probepex_l8_clkreq_n_pag2_pinsNR_SWAPCACHETEGRA_MUX_AUDdap4_fs_pa7_pinsTEGRA_PIN_SOC_GPIO18_PG5ARM64_VEC_SVEMOD_INVALIDpex_l7_clkreq_n_pag0_pinsMIGRATE_TYPESTEGRA_PIN_AO_RETENTION_N_PEE2TEGRA_PIN_SOC_GPIO43_PI1TEGRA_MUX_DCATEGRA_MUX_DCBLRU_INACTIVE_ANONTEGRA_PIN_UART1_CTS_PR5sdmmc1_dat1_pj3_pinslong long unsigned intTEGRA_PIN_UART4_TX_PH3tegra_mux_dtN_HIGH_MEMORYMOD_DATAmod_mem_typecan1_dout_paa2_pinsTEGRA_PIN_GEN8_I2C_SCL_PDD1soc_gpio48_pad3_pinssoc_gpio49_paa6_pinsTEGRA_PIN_SPI3_CS1_PY4WORK_STRUCT_COLOR_SHIFTTEGRA_MUX_SCEvm_fault_tTEGRA_PIN_SOC_GPIO35_PQ7VMSCAN_THROTTLE_NOPROGRESSNR_SLAB_UNRECLAIMABLE_Bsoc_gpio57_pac4_pinseqos_td3_pe4_pinsMOD_TEXTWORK_OFFQ_FLAG_BITShdmi_cec_pgg0_pinsTEGRA_PIN_SCE_ERROR_PEE0TEGRA_MUX_RSVD2TEGRA_PIN_EQOS_TXC_PE0TEGRA_PIN_QSPI1_IO0_PD0TEGRA_PIN_SOC_GPIO36_PM5TEGRA_PIN_PEX_L3_CLKREQ_N_PK6qspi1_sck_pc6_pinsKMALLOC_DMATEGRA_PIN_SOC_GPIO37_PR0NR_WMARKHRTIMER_BASE_MONOTONICfalsepex_l6_clkreq_n_paf2_pinsNR_FILE_MAPPED__SD_CLUSTERtegra234_pinsqspi0_cs_n_pc1_pinsTEGRA_MUX_QSPIpex_l5_clkreq_n_paf0_pinsSB_FREEZE_WRITEsoc_gpio39_pn1_pinsNR_WRITTENzone_stat_itemspi3_sck_py0_pinsTEGRA_PIN_VCOMP_ALERT_PEE1platform_deviceTEGRA_PIN_UART5_RX_PY6eqos_sma_mdc_pf5_pinspex_l5_rst_n_paf1_pinsTEGRA_PIN_UART4_RTS_PH5sdmmc1_dat2_pj4_pinsTEGRA_PIN_SPI3_MISO_PY1tegra234_groups__SD_ASYM_CPUCAPACITYNR_VM_ZONE_STAT_ITEMSHRTIMER_BASE_TAI_SOFTARM64_VEC_MAXsdmmc1_comp_pinsWORK_STRUCT_FLAG_BITSTEGRA_PIN_SOC_GPIO47_PAD2PIDTYPE_MAXTEGRA_PIN_DP_AUX_CH1_P_PN3TEGRA_PIN_SOC_GPIO30_PQ3soc_gpio14_pg1_pinsufs0_rst_n_pae1_pins__SD_SHARE_CPUCAPACITYTEGRA_PIN_DP_AUX_CH2_N_PN6long unsigned intTEGRA_PIN_SOC_GPIO57_PAC4uart4_tx_ph3_pinsTEGRA_PIN_PEX_L5_CLKREQ_N_PAF0TEGRA_PIN_UFS0_RST_N_PAE1vmscan_throttle_stateTEGRA_PIN_SDMMC1_DAT1_PJ3NR_ZONE_UNEVICTABLEMIGRATE_CMATEGRA_MUX_SDMMC1uart1_rts_pr4_pinsTEGRA_PIN_SOC_GPIO17_PG4NR_SHMEMNR_LRU_LISTSTEGRA_PIN_UART5_CTS_PZ0TEGRA_PIN_SOC_GPIO42_PI0cam_i2c_scl_pp2_pinsTEGRA_PIN_SPI1_CS1_PZ7TEGRA_PIN_PEX_WAKE_N_PL2TEGRA_MUX_I2C2TEGRA_PIN_DP_AUX_CH2_P_PN5uintptr_tKMALLOC_RECLAIM__SD_ASYM_CPUCAPACITY_FULLTEGRA_MUX_I2C9TEGRA_PIN_EQOS_RX_CTL_PF2TEGRA_PIN_UART2_RTS_PX6MIGRATE_PCPTYPESRSEQ_CS_FLAG_NO_RESTART_ON_MIGRATE_BITPCPU_FC_PAGETEGRA_PIN_SPI3_CS0_PY3soc_gpio18_pg5_pins__SD_NUMAdp_aux_ch2_p_pn5_pinsPIDTYPE_SIDTEGRA_MUX_GPIO__SD_BALANCE_EXECcan0_en_paa5_pinsplatform_driverDQF_SYS_FILE_BNR_INACTIVE_ANONDQF_PRIVATETEGRA_PIN_DAP6_FS_PA3eqos_rxc_pf3_pins__UNIQUE_ID___addressable_tegra234_pinctrl_init388NR_THROTTLED_WRITTENcan1_en_pbb1_pinsbootv_ctl_n_pee7_pinssoc_gpio34_pl3_pinsTEGRA_PIN_UART5_TX_PY5TEGRA_PIN_EQOS_RD3_PF1TEGRA_PIN_GEN1_I2C_SDA_PI4long long intcan0_stb_paa4_pinsTEGRA_PIN_SOC_GPIO08_PB0NR_ZSPAGESTEGRA_PIN_DP_AUX_CH3_P_PN7eqos_tx_ctl_pe5_pinsTEGRA_PIN_CAN1_DIN_PAA3NR_SHMEM_PMDMAPPEDSB_UNFROZENpex_l8_rst_n_pag3_pinssoc_gpio23_pp4_pinsuart1_cts_pr5_pinsWORK_OFFQ_DISABLE_BITSTEGRA_PIN_SOC_GPIO60_PAC7NR_FILE_THPSDQST_CACHE_HITSTEGRA_PIN_SOC_GPIO41_PH7soc_gpio42_pi0_pinspex_l0_clkreq_n_pk0_pinssoc_gpio08_pb0_pinsMOD_INIT_RODATATEGRA_PIN_PEX_L9_RST_N_PAG5MIGRATE_UNMOVABLEqspi1_io1_pd1_pinsTEGRA_PIN_DP_AUX_CH0_HPD_PM0TEGRA_MUX_SPI1TEGRA_MUX_SPI2TEGRA_MUX_SPI3TEGRA_MUX_SPI4TEGRA_MUX_SPI5TEGRA_PIN_SOC_GPIO22_PH1NR_VM_NODE_STAT_ITEMSspi5_cs0_pac3_pinsTEGRA_PIN_DAP6_DIN_PA2MOD_RO_AFTER_INITWORKINGSET_REFAULT_ANONTEGRA_PIN_GEN8_I2C_SDA_PDD2MIGRATE_HIGHATOMICTEGRA_PIN_SOC_GPIO49_PAA6MOD_INIT_DATAREAD_IMPLIES_EXECcurrent_stack_pointerTEGRA_PIN_PEX_L9_CLKREQ_N_PAG4dp_aux_ch3_p_pn7_pinsuart4_rts_ph5_pinsWORKINGSET_REFAULT_BASEN_POSSIBLEextperiph1_clk_pp0_pins__SD_SERIALIZETEGRA_PIN_UART2_TX_PX4pex_l1_clkreq_n_pk2_pinspwr_i2c_scl_pp7_pinssoc_gpio27_pee6_pinsdp_aux_ch3_hpd_pm3_pinsTEGRA_MUX_DISPLAYAunsigned inteqos_rd0_pe6_pinsSB_FREEZE_PAGEFAULTuart5_tx_py5_pinsMOD_INIT_TEXTTEGRA_MUX_DSPK0NR_ZONE_WRITE_PENDINGTEGRA_PIN_SPI5_MISO_PAC1SHORT_INODENR_VM_NUMA_EVENT_ITEMSNR_FILE_PAGESTEGRA_PIN_PEX_L2_CLKREQ_N_PK4TEGRA_PIN_BOOTV_CTL_N_PEE7WORK_STRUCT_PENDING_BITPCPU_FC_EMBED__SD_ASYM_PACKINGspi1_cs1_pz7_pinsspi3_cs1_py4_pinsTEGRA_PIN_PWR_I2C_SCL_PP7TEGRA_MUX_CAN0TEGRA_MUX_CAN1WORK_OFFQ_FLAG_SHIFTTEGRA_PIN_TOUCH_CLK_PCC4can1_stb_pbb0_pinsTEGRA_PIN_SOC_GPIO16_PG3NR_LRU_BASEZONELIST_NOFALLBACKTEGRA_PIN_PEX_L8_CLKREQ_N_PAG2NUMA_INTERLEAVE_HITsoc_gpio16_pg3_pinsqspi0_io0_pc2_pinssoc_gpio59_pac6_pins__SD_BALANCE_FORKsoc_gpio38_pm7_pinsbatt_oc_pee3_pinsADDR_NO_RANDOMIZETEGRA_PIN_PEX_L6_CLKREQ_N_PAF2TEGRA_PIN_SPI3_MOSI_PY2zone_watermarksdap4_din_pa6_pinsTEGRA_PIN_SOC_GPIO34_PL3TEGRA_MUX_DPTEGRA_PIN_CAN1_ERR_PBB3TEGRA_PIN_SPI2_CS0_PCC3ADDR_COMPAT_LAYOUTuart5_cts_pz0_pinsmigratetypeTEGRA_PIN_QSPI0_IO3_PC5NR_ACTIVE_FILETEGRA_PIN_SOC_GPIO50_PBB2TEGRA_PIN_UART4_CTS_PH6WORK_STRUCT_LINKED_BITgen8_i2c_scl_pdd1_pinsqspi0_sck_pc0_pinsspi1_mosi_pz5_pinsTEGRA_PIN_PEX_L1_RST_N_PK3TEGRA_PIN_CAM_I2C_SDA_PP3dap4_sclk_pa4_pinssoc_gpio26_pee5_pinsclass_raw_spinlock_tTASK_COMM_LENN_CPUsdmmc1_cmd_pj1_pinstegra234_pinctrl_of_matchTEGRA_PIN_EQOS_RD2_PF0VMSCAN_THROTTLE_CONGESTEDdap6_fs_pa3_pinsNR_ZONE_ACTIVE_ANONTEGRA_PIN_PWR_I2C_SDA_PQ0soc_gpio32_pq5_pinsTEGRA_PIN_SOC_GPIO25_PP6NR_INACTIVE_FILETEGRA_PIN_GP_PWM2_PX2__platform_driver_registerZONELIST_FALLBACKNR_IOMMU_PAGESTEGRA_PIN_PEX_L5_RST_N_PAF1spi5_miso_pac1_pinsNR_ZONE_INACTIVE_ANONspi1_miso_pz4_pinscam_i2c_sda_pp3_pinssoc_gpio35_pq7_pinsspi5_sck_pac0_pinsrseq_cs_flags_bitufs0_ref_clk_pae0_pinsTEGRA_PIN_CAN0_EN_PAA5TEGRA_PIN_PEX_L8_RST_N_PAG3DQST_FREE_DQUOTSWHOLE_SECONDSsoc_gpio25_pp6_pinssoc_gpio40_pn2_pinssoc_gpio20_pg7_pinsTEGRA_PIN_CPU_PWR_REQ_PI5eqos_rx_ctl_pf2_pinsADDR_LIMIT_3GBsoc_gpio21_ph0_pinsTEGRA_PIN_CAN0_DIN_PAA1deviceof_device_idTEGRA_PIN_QSPI0_CS_N_PC1qspi0_io2_pc4_pinstegra234_aon_pinshrtimer_base_typeTEGRA_MUX_HDMILRU_ACTIVE_ANONWORKINGSET_RESTORE_ANONNUMA_MISSNR_UNEVICTABLEMM_FILEPAGESTEGRA_PIN_USB_VBUS_EN1_PZ2class_spinlock_irq_tTEGRA_PIN_DAP4_SCLK_PA4tegra_pinctrl_soc_dataTEGRA_PIN_QSPI1_SCK_PC6usb_vbus_en1_pz2_pinssoc_gpio44_pi2_pinsNR_VMSCAN_IMMEDIATEWORK_STRUCT_INACTIVE_BITpwr_i2c_sda_pq0_pinsMOD_RODATAsoc_gpio07_pi6_pinsTEGRA_MUX_SOCTEGRA_PIN_DP_AUX_CH1_N_PN4TEGRA_PIN_UART2_CTS_PX7dap6_dout_pa1_pinsTEGRA_PIN_DP_AUX_CH2_HPD_PM2soc_gpio47_pad2_pinsTEGRA_PIN_UART5_RTS_PY7can1_err_pbb3_pinsTEGRA_PIN_EQOS_TD2_PE3DQST_ALLOC_DQUOTSTEGRA_MUX_GPuart3_tx_pcc5_pinsNR_MLOCKVMSCAN_THROTTLE_ISOLATEDuart1_tx_pr2_pinsTEGRA_PIN_SOC_GPIO55_PM4SB_FREEZE_FSTEGRA_MUX_VI0_ALTgen1_i2c_sda_pi4_pinssoc_gpio36_pm5_pins__SD_FLAG_CNTTEGRA_PIN_SOC_GPIO56_PR1pex_l2_clkreq_n_pk4_pinsNR_MM_COUNTERSTEGRA_PIN_SOC_GPIO15_PG2TEGRA_PIN_DP_AUX_CH1_HPD_PM1TEGRA_PIN_EQOS_TX_CTL_PE5sdmmc1_dat3_pj5_pinsWMARK_HIGHTEGRA_PIN_SOC_GPIO44_PI2TEGRA_MUX_ISTCTRLuart4_rx_ph4_pinsTEGRA_MUX_I2S1TEGRA_MUX_I2S2TEGRA_MUX_I2S3TEGRA_MUX_I2S4TEGRA_MUX_I2S5TEGRA_MUX_I2S6TEGRA_MUX_I2S7TEGRA_MUX_I2S8MM_ANONPAGESTEGRA_PIN_EXTPERIPH1_CLK_PP0uart3_rx_pcc6_pinsNR_BOUNCETEGRA_PIN_HDMI_CEC_PGG0__int128gp_pwm2_px2_pinsTEGRA_MUX_PE0PIDTYPE_PGIDTEGRA_MUX_PE2TEGRA_MUX_PE3TEGRA_MUX_EXTPERIPH1TEGRA_MUX_EXTPERIPH2RSEQ_CS_FLAG_NO_RESTART_ON_SIGNAL_BITTEGRA_MUX_EXTPERIPH4TEGRA_MUX_PE8TEGRA_MUX_PE9dp_aux_ch2_n_pn6_pins_DQST_DQSTAT_LASTTEGRA_PIN_EQOS_RD1_PE7TEGRA_PIN_SPI1_MISO_PZ4eqos_comp_pinsTEGRA_PIN_PEX_L6_RST_N_PAF3TEGRA_PIN_QSPI0_IO2_PC4PGDEMOTE_KSWAPDdp_aux_ch1_hpd_pm1_pinsWORKINGSET_NODESTEGRA_PIN_SOC_GPIO46_PAD1MM_SWAPENTSsoc_gpio30_pq3_pinsWORK_STRUCT_PWQ_BITNR_DIRTIEDdp_aux_ch1_n_pn4_pinsPIDTYPE_TGIDpex_l3_rst_n_pk7_pinstegra_pingroupNR_VMSCAN_THROTTLEsoc_gpio46_pad1_pinsTEGRA_PIN_EQOS_TD3_PE4NR_WRITEBACKNR_ISOLATED_ANONTEGRA_PIN_PEX_L1_CLKREQ_N_PK2can1_din_paa3_pinsMIGRATE_RECLAIMABLEspi2_mosi_pcc2_pinsTEGRA_PIN_DP_AUX_CH3_N_PN0dp_aux_ch1_p_pn3_pinsTEGRA_PIN_GEN2_I2C_SDA_PDD0eqos_td1_pe2_pinsTEGRA_PIN_SOC_GPIO24_PP5pex_l2_rst_n_pk5_pinsTEGRA_PIN_BATT_OC_PEE3uart2_rx_px5_pinsTEGRA_PIN_UART1_RTS_PR4short intHRTIMER_BASE_BOOTTIME_SOFTgpu_pwr_req_px0_pinsspi1_cs0_pz6_pinssoc_gpio33_pq6_pinsNR_VMSCAN_WRITEsce_error_pee0_pinsgen1_i2c_scl_pi3_pinsTEGRA_PIN_EQOS_SMA_MDIO_PF4lru_listpex_l1_rst_n_pk3_pinsTEGRA_PIN_UFS0_REF_CLK_PAE0gen8_i2c_sda_pdd2_pinspinctrl_pin_descWORKINGSET_ACTIVATE_ANONsoc_gpio13_pg0_pinsTEGRA_PIN_SPI5_SCK_PAC0MMAP_PAGE_ZEROtegra234_aon_groupstrueTEGRA_PIN_SOC_GPIO45_PAD0tegra234_pinctrlTEGRA_MUX_UFS0WORK_STRUCT_PWQ_SHIFTDQF_ROOT_SQUASH_BTEGRA_PIN_USB_VBUS_EN0_PZ1soc_gpio50_pbb2_pinssdmmc1_dat0_pj2_pinsRSEQ_CS_FLAG_NO_RESTART_ON_PREEMPT_BITpex_l0_rst_n_pk1_pinsTEGRA_PIN_PEX_L10_CLKREQ_N_PAG6N_NORMAL_MEMORYdp_aux_ch3_n_pn0_pinsTEGRA_PIN_EQOS_SMA_MDC_PF5NR_FOLL_PIN_RELEASEDTEGRA_PIN_DAP6_DOUT_PA1TEGRA_MUX_QSPI0TEGRA_MUX_QSPI1NUMA_LOCALtegra234_pinctrl_init__SD_SHARE_LLCTEGRA_PIN_EQOS_TD1_PE2WMARK_PROMONR_FREE_PAGESVMSCAN_THROTTLE_WRITEBACKgen2_i2c_scl_pcc7_pinsclass_spinlock_tTEGRA_PIN_QSPI_COMPTEGRA_PIN_QSPI1_IO3_PD3soc_gpio45_pad0_pinsqspi_comp_pinsTEGRA_MUX_PE4HRTIMER_BASE_REALTIMETEGRA_PIN_CAN0_ERR_PAA7NR_WRITEBACK_TEMPTEGRA_PIN_SOC_GPIO07_PI6NR_FILE_PMDMAPPEDuart1_rx_pr3_pinsNR_PAGETABLEeqos_rd3_pf1_pinsNR_KERNEL_MISC_RECLAIMABLEpcpu_fceqos_td2_pe3_pinsDQST_WRITESN_ONLINETEGRA_PIN_SOC_GPIO14_PG1uart5_rx_py6_pinsNR_SLAB_RECLAIMABLE_BTEGRA_PIN_QSPI1_CS_N_PC7TEGRA_PIN_SPI5_MOSI_PAC2TEGRA_MUX_IGPUTEGRA_MUX_DISPLAYBTEGRA_PIN_SOC_GPIO39_PN1eqos_rd2_pf0_pinsspi2_cs0_pcc3_pinsLRU_INACTIVE_FILEspi5_mosi_pac2_pinsKMALLOC_RANDOM_STARTN_MEMORY__SD_WAKE_AFFINEpex_l4_clkreq_n_pl0_pinsTEGRA_PIN_SOC_GPIO40_PN2TEGRA_PIN_PEX_L3_RST_N_PK7TEGRA_PIN_SPI5_CS0_PAC3soc_gpio29_pq2_pinssoc_gpio41_ph7_pinsTEGRA_PIN_PEX_L10_RST_N_PAG7TEGRA_MUX_UARTATEGRA_MUX_UARTBTEGRA_MUX_UARTCTEGRA_MUX_UARTDTEGRA_MUX_UARTEcan0_dout_paa0_pinsTEGRA_PIN_PEX_L4_RST_N_PL1TEGRA_MUX_UARTJTEGRA_PIN_CV_PWR_REQ_PX1TEGRA_PIN_QSPI0_IO1_PC3NR_SECONDARY_PAGETABLETEGRA_PIN_SPI3_SCK_PY0sdmmc1_clk_pj0_pinsdap6_din_pa2_pinsMAX_ZONELISTSTEGRA_PIN_PEX_L2_RST_N_PK5WORKINGSET_ACTIVATE_FILE__int128 unsignedNR_ANON_MAPPEDeqos_sma_mdio_pf4_pinsTEGRA_MUX_DSPK1soc_gpio06_ph2_pinspower_on_pee4_pinsTEGRA_MUX_NVqspi1_io2_pd2_pinsMIGRATE_MOVABLEsoc_gpio28_pq1_pinsWORKINGSET_REFAULT_FILEdevice_get_match_datagen2_i2c_sda_pdd0_pinsTEGRA_PIN_SOC_GPIO23_PP4N_GENERIC_INITIATORTEGRA_PIN_PEX_L0_RST_N_PK1TEGRA_MUX_LEDuart4_cts_ph6_pinsTEGRA_PIN_SOC_GPIO59_PAC6WORKINGSET_ACTIVATE_BASETEGRA_PIN_EXTPERIPH2_CLK_PP1WORKINGSET_RESTORE_BASEARM64_VEC_SMEpex_l7_rst_n_pag1_pinsTEGRA_PIN_UART2_RX_PX5eqos_rd1_pe7_pinsuart2_tx_px4_pinstegra234_functionsdrivers/pinctrl/tegra/pinctrl-tegra234.c/kernel/work/linux-6.11/kernel/work/linux-6.11drivers/pinctrl/tegra./arch/arm64/include/asm./include/linux./include/uapi/linux./include/linux/schedpinctrl-tegra234.cpinctrl-tegra234.cprocessor.hpid_types.hstddef.hpersonality.hmm_types_task.hrseq.hsched.htypes.hspinlock.hpercpu.hnodemask.hworkqueue.hmm_types.hmmzone.hhrtimer_defs.hslab.hquota.hquota.hfs.hmodule.htopology.hpinctrl-tegra.hproperty.hplatform_device.hstack_pointer.hGCC: (Ubuntu 13.2.0-23ubuntu4) 13.2.0GNU x $(A-AFA-,8A-A BHA-W(mmp8   X @ X@  7  : :* := :T :k ; : ; : ; ; 8< 0< H<" @<5 (<H <Z <o < 8; 0; (; ; : : :  : :3 :H :a :w : @ ) X@ > > > >  =  =4 8>L 0>d (>| > = = = = = = ?* ?< ?N ?` ?r ? ? ? ? ? x: ? ? ? ?2 x>K H>_ >x > > > p> h> `> X> P>1 @>E ;_ ;v ; ; H; @; x; p;  h;% `;< X;V P;m (@ 0@ 8@ @@ P@ H@ ? @  @  @,  @?  @S  p:b  >v  >  h:  >  >  >  >  ;  ;  <.  X<@  <R  h<e  <w  p<  <  P<  `<  <  <  <  <  <  </  <A  <T  <g  =|  <  <  =  <  x<  =  =  =#  =8  =L  =`  =t  =  x=  p=  h=  `=  X=  P=  H=  @=*  8=>  0=R  =e  =x  =  (=  >  ?  ?  ?  (?  > >' H?; @?O 8?c ?w x? p? h? `? X? P? ? ? >+ >? 0?S >g x@z p@ h@ `@ @ @ @ @ ; ;# ;8 ;M ;b ;w ; ; ; < ; <  :Ukpinctrl-tegra234.c__initcall__kmod_pinctrl_tegra234__387_1960_tegra234_pinctrl_init3tegra234_pinctrl_init$xtegra234_pinctrl_probe$dtegra234_pinctrl_of_matchtegra234_pinctrltegra234_pinctrl_aontegra234_aon_pinstegra234_functionstegra234_aon_groupstouch_clk_pcc4_pinsuart3_rx_pcc6_pinsuart3_tx_pcc5_pinsgen8_i2c_sda_pdd2_pinsgen8_i2c_scl_pdd1_pinsspi2_mosi_pcc2_pinsgen2_i2c_scl_pcc7_pinsspi2_cs0_pcc3_pinsgen2_i2c_sda_pdd0_pinsspi2_sck_pcc0_pinsspi2_miso_pcc1_pinscan1_dout_paa2_pinscan1_din_paa3_pinscan0_dout_paa0_pinscan0_din_paa1_pinscan0_stb_paa4_pinscan0_en_paa5_pinssoc_gpio49_paa6_pinscan0_err_paa7_pinscan1_stb_pbb0_pinscan1_en_pbb1_pinssoc_gpio50_pbb2_pinscan1_err_pbb3_pinssce_error_pee0_pinsbatt_oc_pee3_pinsbootv_ctl_n_pee7_pinspower_on_pee4_pinssoc_gpio26_pee5_pinssoc_gpio27_pee6_pinsao_retention_n_pee2_pinsvcomp_alert_pee1_pinshdmi_cec_pgg0_pinstegra234_pinstegra234_groupssoc_gpio08_pb0_pinssoc_gpio36_pm5_pinssoc_gpio53_pm6_pinssoc_gpio55_pm4_pinssoc_gpio38_pm7_pinssoc_gpio39_pn1_pinssoc_gpio40_pn2_pinsdp_aux_ch0_hpd_pm0_pinsdp_aux_ch1_hpd_pm1_pinsdp_aux_ch2_hpd_pm2_pinsdp_aux_ch3_hpd_pm3_pinsdp_aux_ch1_p_pn3_pinsdp_aux_ch1_n_pn4_pinsdp_aux_ch2_p_pn5_pinsdp_aux_ch2_n_pn6_pinsdp_aux_ch3_p_pn7_pinsdp_aux_ch3_n_pn0_pinseqos_td3_pe4_pinseqos_td2_pe3_pinseqos_td1_pe2_pinseqos_td0_pe1_pinseqos_rd3_pf1_pinseqos_rd2_pf0_pinseqos_rd1_pe7_pinseqos_sma_mdio_pf4_pinseqos_rd0_pe6_pinseqos_sma_mdc_pf5_pinseqos_comp_pinseqos_txc_pe0_pinseqos_rxc_pf3_pinseqos_tx_ctl_pe5_pinseqos_rx_ctl_pf2_pinspex_l2_clkreq_n_pk4_pinspex_wake_n_pl2_pinspex_l1_clkreq_n_pk2_pinspex_l1_rst_n_pk3_pinspex_l0_clkreq_n_pk0_pinspex_l0_rst_n_pk1_pinspex_l2_rst_n_pk5_pinspex_l3_clkreq_n_pk6_pinspex_l3_rst_n_pk7_pinspex_l4_clkreq_n_pl0_pinspex_l4_rst_n_pl1_pinssoc_gpio34_pl3_pinspex_l5_clkreq_n_paf0_pinspex_l5_rst_n_paf1_pinspex_l6_clkreq_n_paf2_pinspex_l6_rst_n_paf3_pinspex_l10_clkreq_n_pag6_pinspex_l10_rst_n_pag7_pinspex_l7_clkreq_n_pag0_pinspex_l7_rst_n_pag1_pinspex_l8_clkreq_n_pag2_pinspex_l8_rst_n_pag3_pinspex_l9_clkreq_n_pag4_pinspex_l9_rst_n_pag5_pinsqspi0_io3_pc5_pinsqspi0_io2_pc4_pinsqspi0_io1_pc3_pinsqspi0_io0_pc2_pinsqspi0_sck_pc0_pinsqspi0_cs_n_pc1_pinsqspi1_io3_pd3_pinsqspi1_io2_pd2_pinsqspi1_io1_pd1_pinsqspi1_io0_pd0_pinsqspi1_sck_pc6_pinsqspi1_cs_n_pc7_pinsqspi_comp_pinssdmmc1_clk_pj0_pinssdmmc1_cmd_pj1_pinssdmmc1_comp_pinssdmmc1_dat3_pj5_pinssdmmc1_dat2_pj4_pinssdmmc1_dat1_pj3_pinssdmmc1_dat0_pj2_pinsufs0_rst_n_pae1_pinsufs0_ref_clk_pae0_pinsspi3_miso_py1_pinsspi1_cs0_pz6_pinsspi3_cs0_py3_pinsspi1_miso_pz4_pinsspi3_cs1_py4_pinsspi1_sck_pz3_pinsspi3_sck_py0_pinsspi1_cs1_pz7_pinsspi1_mosi_pz5_pinsspi3_mosi_py2_pinsuart2_tx_px4_pinsuart2_rx_px5_pinsuart2_rts_px6_pinsuart2_cts_px7_pinsuart5_tx_py5_pinsuart5_rx_py6_pinsuart5_rts_py7_pinsuart5_cts_pz0_pinsgpu_pwr_req_px0_pinsgp_pwm3_px3_pinsgp_pwm2_px2_pinscv_pwr_req_px1_pinsusb_vbus_en0_pz1_pinsusb_vbus_en1_pz2_pinsextperiph2_clk_pp1_pinsextperiph1_clk_pp0_pinscam_i2c_sda_pp3_pinscam_i2c_scl_pp2_pinssoc_gpio23_pp4_pinssoc_gpio24_pp5_pinssoc_gpio25_pp6_pinspwr_i2c_scl_pp7_pinspwr_i2c_sda_pq0_pinssoc_gpio28_pq1_pinssoc_gpio29_pq2_pinssoc_gpio30_pq3_pinssoc_gpio31_pq4_pinssoc_gpio32_pq5_pinssoc_gpio33_pq6_pinssoc_gpio35_pq7_pinssoc_gpio37_pr0_pinssoc_gpio56_pr1_pinsuart1_cts_pr5_pinsuart1_rts_pr4_pinsuart1_rx_pr3_pinsuart1_tx_pr2_pinscpu_pwr_req_pi5_pinsuart4_cts_ph6_pinsuart4_rts_ph5_pinsuart4_rx_ph4_pinsuart4_tx_ph3_pinsgen1_i2c_scl_pi3_pinsgen1_i2c_sda_pi4_pinssoc_gpio20_pg7_pinssoc_gpio21_ph0_pinssoc_gpio22_ph1_pinssoc_gpio13_pg0_pinssoc_gpio14_pg1_pinssoc_gpio15_pg2_pinssoc_gpio16_pg3_pinssoc_gpio17_pg4_pinssoc_gpio18_pg5_pinssoc_gpio19_pg6_pinssoc_gpio41_ph7_pinssoc_gpio42_pi0_pinssoc_gpio43_pi1_pinssoc_gpio44_pi2_pinssoc_gpio06_ph2_pinssoc_gpio07_pi6_pinsdap4_sclk_pa4_pinsdap4_dout_pa5_pinsdap4_din_pa6_pinsdap4_fs_pa7_pinsdap6_sclk_pa0_pinsdap6_dout_pa1_pinsdap6_din_pa2_pinsdap6_fs_pa3_pinssoc_gpio45_pad0_pinssoc_gpio46_pad1_pinssoc_gpio47_pad2_pinssoc_gpio48_pad3_pinssoc_gpio57_pac4_pinssoc_gpio58_pac5_pinssoc_gpio59_pac6_pinssoc_gpio60_pac7_pinsspi5_cs0_pac3_pinsspi5_miso_pac1_pinsspi5_mosi_pac2_pinsspi5_sck_pac0_pinstegra234_pinctrl_driver__UNIQUE_ID___addressable_tegra234_pinctrl_init388__platform_driver_registerdevice_get_match_datategra_pinctrl_probe$( P Xh x7 : (: 8 :X H`: `: x; :X `; : ; ;X `8< 0< H<  @<X (`(< 8 < H< X <X h`8; x0; (;   ;X `: : :   :X  ` :   :   :  ( :X  @` :  P  `  p      0  H  `  x            0  @  P8  `P  ph                (  0@  @X  Pp  `  x @ 7    X@  >X `> > >  =X `= 8> 0> ( (>X @` > X= p=  =X `= = =  ?X `? ? ? ( ?X 8`? H? X? p ?X `? x: ?  ?X `? ? x>  H>X `> (> @> X >X p`p> h> `>  X>X `P> @> ;  ;X (`; @; XH; p @;X `x; p; h;  `;X `X; P;  (@ ( 0@X 8 `8@ H @@ X P@ h H@X x `? @ @ @X ` @ @ p: >X `>  h:  >  ( >X  8 ` >  H >  X ;! h !;X! `!<! !X<! !<" "h<X" `"<" "p<" "<# #P<X# `#`<#  #<# #<$ 0 $<X$ @ `$<$ P $<$ ` $<% p %<X% `%<% %<% %=& &<X& `&<& &=& &<' 'x<X'  `'=' ( '=' @ '=( P (=X( ` `(=( p (=( (=) )=X) `)x=) )p=) )h=* *`=X* `*X=* *P=* *H=+  +@=X+ `+8=+ 0 +0=+ @ +=, P ,=X, ` `, =, p ,(=, ,>- -?X- `-?- - ?- -(?. .>X. `.>. .H?. .@?/  /8?X/ 0`/?/ @/x?/ P/p?0 ` 0h?X0 p`0`?0 0X?0 0P?1  1?X1 `1?1 1>1 1>2  20?X2 `2>2 2x@2 2p@3  3h@X3 0`3`@3 @3@3 P3@4 ` 4@X4 p`4@4 4;4 4;5  5;X5 `5;5 5;5 5;6  6;X6 `6;6 6;6 6<7  7;X7 0`7<7 @7 H7 P7 X7 `7 h7 p7 x7 7 7 7 7 8 8 8 8  8 (8 08 88 @8 H8 P8 X8 `8 h8 p8 x8 8 (8 08 88 @8 H8 P8 X8 `8 h8 p8 x8 8 8 8 8 9 9 9 9  9 (9 09 89 @9 H9 P9 X9 `9 h9 p9 (x9 09 89 @9 H9 P9 `9 p9 x9 9 9 9 9 9 9 9 9 : : : :  : (: 0: 8: @: H: P: (X: 0`: 8@ @@ P@ `@ pA  A 8A PA hA A A A A A A B 0(B @@B PXB `pB pB B B B B C C 0C HC `C xC C 0C @C PC hC D  D 8D PD hD D D D D D D 0E @(E P@E `XE ppE E E E E E F F 0F HF `F 0xF @F PF `F xF F G  G 8G PG hG G 8G PG `G pG G H (H @H XH pH H H (H 8H HH `I xI 0I HI `I xI I I I I 0I @J P J `8J pPJ hJ J J J J J J K (K @K XK 0pK @K PK `K pK K L L 0L HL `L xL L L L L 0L @M X M p8M PM hM M M M M M M N (N @N 0XN @pN PN `N pN N N O O 0O HO `O xO 8O PO hO O O P  P 8P  ) &-4;3B0 P #\c:syM51 X0;F*!Qf=/82)0 L&8 A%JS*5\&e!nw#'**+/1n.)5|0''  s'v75+CNP8`rf4$lrsi"8V6u9'="  $Q,1' [5$ X#)/5<0I&Yz _<e2kq!wG}>Wv+I%6#{77U)g(NS3#- /<v$4 %:@dF(L&R+X8^od2jp1vQ"|r!<n=4;=^+~ l <#28 I>8g,4=,1 p"8.$6*0b86];<)B!HNTm1Z`f !m4~N+9n  E7-T<(G2&.+7)%;"-+287>D1 JP!V3\bizD9P) 5U8f-*0\L?##-)0AGM,S`!Ye#_!eN k qtx g% 9``Z7"B$t ,..*482+&,62I!8>+DJ^PD V\b*hFnE;tU1z&+ 9 r 7X7O-o2. 0%(f4|68 }. $ w M  " a ( . !4 ?: Q@ F  L 'R X ^ d .j Y p v q*| %8 -     *  = 2 q' # ; O %:  ;  <&  . , 8 - 6   2$ `9*  :0 6 ,< +B qH N /T =Z ` 'f <l \3r (x x$~ {( 8   % u  ;  <.   3    ,; (  " =  , t; 8 &   s& , $-2 8 5> +D J 1P pV E\ b 5h #n %9t @:z   T=  R5 1   4   %) % 91 M  *% )  " ^ 66 : o 7   g" *( (. 14 C: )@ !F 7L  R  X &^ b&d & j  p  v z&| $    .3  !    3 '  z $ /  @ o* @3 ,@ @I ;V @_ V(l @u ' x@  p@ *& h@ < `@ : X@ K' P@ H@q%@@%28@;+H0@Q ^(@gmt @}@@ @o<@`? ??J3$?-8:?CP?Yf?o-#|?=?y9?o8?*??<? ?4,?51Bx?KXp?a]%nh?w0`?X?P?]*H?*@? 8?;<0?(?'/4 ?=>"J?SA=`?il:v? ?s>),>P4>.>>,>;&>/'<>E5R>[%h>q#~>.>! > 6>">4>U.x> u3p>!.h>7"2D`>M9ZX>c pP>y> H>_@>8>}10> (>" > >. >) 6>?%L>Uf6b=k\x=I*=3=1=6=0=("=t"= (=1>=G~)T=]j=sD=5*="=j,x=<p=X:h=1`= X=#(0P=94FH=O)\@=er8={ 0=-(=P8 =d==3=t = 0"<+B 8<A >N<W3d<mz< <<: < < <f$<S#<8*<3@<I&V<_]l<u,x<#p<k)h<^'`<4X<T$P<:H<@<%28<;2H0<Q^(<gyt <}<<)<A)<9;6!;;$;-%:;CP;Y7f;oZ2|;-;;);E;2;; ;,;5Bx;K=Xp;anh;wh`;=X;AP;H;@;$8;70;5(;'<-4 ;=\J;S`;i2v;9; :-:/:_7:<:4':4&:/<4<:EC R:[h:q%~:O<:':":I::*1x: 7p:!.h:7hHx-N:T.Z `f$l$rxZ~xiU&{60S 0D07   0066#S",X?+ }5& , 2:8:>Dg0JR0PVR \b:h:ntW/zu/. ; 3=-f/b<f0 9/*//H/  M9  # `  " ( . /4 : s#@ 5F  L /R  X +<^ >9z > 7 P  l5  +  !95!'!4!XR! (_!h!Z u!~!!!{!<!(!6""&"9"   "A&Y*o.26@EJOTY ^c(h/m7r?wJ|S^ju~<@.symtab.strtab.shstrtab.rela.text.rela.data.bss.rela.initcall3.init.rela.init.text.rodata.str1.8.rela.rodata.rela.discard.addressable.rela.debug_info.debug_abbrev.rela.debug_aranges.rela.debug_rnglists.rela.debug_line.debug_str.debug_line_str.comment.note.GNU-stack.note.gnu.property.rela.debug_frame @8@p0+x&@H1@;@6@PD(K@H[2poh HPj@H(A |pw@pA pV"@A@\ǔ@@ȝH!@0("@@H0J/>0y0s' 6h1@`(  C