ELF0@@wv    R8@$|$cb@BQb58@Bc@9c_|C _4@R!"?9 R_R_     pABB @@@@B8@{@?{__     pAA! @Rc@97!@R!@!! @{ ?{__     {<@ @!d@R{_     { A<@?q`Taf@`@af@`@ @R{¨_pCy@Taf@`@ @R{¨_     {S[`Z@R [B*SA{è_     {S`Z`@RR2@*SA{è_     { / @qT"@y/q`T @@@*/"R @{è_ @!#@7E)"R @*/ @{è_    {RRBRS[v@6tZSA[B{è_     {S[cpAu "@@@@5@T@4RR Ղ!!:@ByB|#h"@kT[BSAcC{Ĩ_:@RR Ձ"!y#|$hcdSAT!|$Bha_kTs[BSAcC{Ĩ_[BSAcC{Ĩ_ҷ    pACc @?q@T?qTRA4_a@ R! @7{q{_ R_     *B<c<!`RR5@y&hfxJ*&jT'j@Tk@T|)%@9G7qkT_ֿ&jT*_֠_*_    qDzT q@@9*7{@R BB !Z` @{¨__ @{¨_     {S[Tz@`rCy@T@?*@ pCy@T[B*SA{ƨ_R[B*SA{ƨ_R' )/C'@/@J)6`A4*Qkqi}_*J5h 5; k T *S     {SZT[Z@rCy@T@?@ pCy@T[BSA{Ũ_R[BSA{Ũ_R'C'@`6A 4*Q}_J55;kT*     {Sa@Z@rCy@@T!@ ?ր@pCy?@T@SA{è_֡RSA@{è_R@7a@!@ ?ր@pCy?@aTA4*Q|_dJ55;k@T*    {S[ck+*s@y@9a"@A6>LLz@*`@ee@`@! A!`Ta@*@`@! qT` @b@`@! E!TSA[BcCkD+@{ƨ_*?*?     {ǀR{_    {S[c*ks@w@9a"@A6>b(@aD@y_qTt@ `@*a@ `@c@`@! #!!TSA[BcCkD{Ũ_**?!@cD@ya$@@_{ RR?{_    {S@D@`T!t@rCy@@T`@`@Da@ R `@pCy?@@Taf@`@af@`@SA{¨_֡R`@pCy?@ATaf@`@SA{¨_R6A@4*Q|_dJ55;kT*#RRR?     {SD@bSA{¨_     {*@8@0@`?{_R @@ A)P@9cp hc*c*'`64@R@ @9Kc*BtSB0e@@"C{_R?    {S*6@R"@a~!hax@@y@*`7@@9Kc*@bvSB `@@"CSA{¨_R?    {S[ckpAu@"@@@`rCy@@T+@4R3y*7ys@kT@@pCy?@TAsA? +@SA[BcCkD{ƨ_*R 7+@R`A 4*Qe|_dJ55;kT*     {S!@9pA[@7U@S`_T[BSA{Ǩ_[BSSA{Ǩ_sc@[{?@@4c@yR#*b@y?"jTkT*3dv~@!@"<!|S_j`T![BsES6**!|@R`rA sQv~@y1aTv@rCy@ TkrAV@"@@ !7@@@4Rc@<<@ay<|S**?1 T!7@ _@ 7R!;@|"3@!"@R |%"5 "R7yh)x"9!;@!"@B"`y@@kCTR 43s!y@@k#TcC7@a@ pCy@TscR[BkDsEaR|@6A4*Q|_dJ55;kAT [BsENQ\4 7QAyXy1!T7@`@pCy?@TcCkDRa@|@ҀR@rA n[BS*[BssERcCkD     {*[*c*@@S#@F@|@@#@ ~@R3RWRd@@@#$$@`6? q`T@*szSq@T@WR**`?7SA#@[BcC{Ũ_S#! 4@!SA#@??@     {SZt[@rCy@`T&@qT`]u5wZv"@9R@R @@pCy?@T[BSA{Ĩ_֡RSA[B{Ĩ_֕BRRRlR`6A 4*Q|_dJ55;kT*u    {Ss@>`@cD@y`@`@tBRRR6SA{¨_ RR?    {S@>a@D@ya$@`@tBRRRSA{¨_ RR?    {ƀRS uE@9R@A RSA@{è_    {S>@@9D@y@@! `@D@@! !|@!@ubb@9R@A RSA@{è_€R?t@     {Sd@96>t@a@9cD@y@@! `@@@! !|@!@ubb@9R@A RSA@{è_REb@9R@A RySA@{è_€R?t@    {S[!@a#@t@"@a#@c@c@w@a#@d@P@a#@ e@`@5[B*SA@{Ĩ_!!``4`@T7!`@****!`@`@d`@ 4R[B*SA@{Ĩ_>!R R`?a@*R R`?a@*R R`?a@* RR`?** RR4R?    {SZ4 [Z"@B(7 @@?[BSA{ƨ_]5c/v\8@rCy@ Tx"k/@a\@ct?qT@* `@@@ |@ a"#zs`|? b@1*cb6ZTs@1*s6c!@pCy?@ T @/@@?[BcCkDSA{ƨ_֠@@ `@ @@ |@@BS@7/@snt,@@pCy?@T[BcCkDR 6A4*Q|_dJ55;kT[BcCz@ ` @d@@ |@ a#R[BcCkDg!!R R`?R?֠C)@ |@pR?*     {S[3Z4\8`@b@ `@C `@u@B B|@B`@z(5SA[B{Ũ_c#c@a@ cd@D `@w@ |@@cd@ `@x@! !|@!@vSBcc@C c@ Ra@B|@ @ !9@D1T`@a@ `@Db@`@! !|@!`SA R[BcC#@{Ũ_!!4`@****!* R`?* R?*a@c@  R?c@!R`?** R?    {S*[Rc6|6k(@@X@$@@ 4 @ @_q`06@yc@*vS" e@g@ Rf@B|@ @ *cS?qT4`Rc*e@b@ Ra@9@  `@ w4`&@5@d@`@b@ |@@ @ qTCkvd @Ef@e@ |@ R 54@*?SA[BcCkD{Ũ_SvS@9c`*W5`"@@77 @9c*@yd@`@b@ |@@Ckv*d@&`@b@ |@@@*d@% f@e@& |@Ơ R4`@ @`@ de@f@! !"SA[BcCkD{Ũ_`@@ d @b@e@" B|@BC@d@eb@e@" B|@BC@@ f@e@ |@ R@d@ `@b@ |@@@g`C)e@ @ e@ `@b@! !?yR?`@d@ \*!R?d@FR?d@R?`@d@ |R?`@d@ f@e@! !|@!# R R?d@B!R?e@a&@@ *R?=R?`@d@ R?`@d@ R?d@ R#R?`@d@ RR?    {S[@a#@c@c c@a$@`@ `^@R 4 *`^@kHT`:@?RRr4*`@a@ `@b@`@! !|@!``:@kTa@$@d `@b#@`@@$x d@9Rc"@*R@*@bzr2&B*!@a ?vBRRR`@`@`@SA[B{è_?Rr R?ּ`@A"R R`?*a@RR`?a@R R?a@$@$`@ RR?t*RR?R R?a@`@ҕ`@     {S<@f@@*`5>*SA{¨_     {R![@SgJA!#@7@&JA!c@҃* ` @9 7`@9`6 R`9JA6"@2"R*@T?@c"@ !@!!ˁ@<Tw@K?qm:T!|~Rb@<@qlT "*:7kf@*4cCkD*SA[B{ɨ_b@ x4@?k Tw@! *6[B*SAcC{ɨ_! S[B*SA{ɨ_@9@7 R 9AB*4[B*SA{ɨ_!**`65s!@"@[&@*@?qB!@`@#M@@s"@`@q@0Tq'Tx6@!2"!oo@"@R&54@!2"!"@?r`-T4&@q &T%6* 8;N`*`4@q!BB!_kT@!&@q*T 3I:RZ#@Q<y*@y6"@:r!2"NTRR*A6P@*!@R}:@O|@9c _qT@ QR :@!B`?|# ?!T^bB!&@qIT7"@?h22"@`@C<@ss@`z\qRRBR!@B :R*B Z#kT@!#_Pb)@kH>T!R:@R@!|*D@`@c7@ss@`qT!! "xaDR*?HT 9xa9#|@9Vx6"@2"@@4@!&@qTZ/H_T xN`6"@2"h6"@2"p6"@2"@@ ?*5"@Z@X6!"BZRjTBZ@6@BZH6 BZ!@@"@77&@q %T@ '$@?w@Z5}*@#5w@k T**6cCkDsEd 86*RR@!2"!"@@!2"!I@!"@*AB*cC>cC*;**!cC3@aB*cC*MR@NTlw87?rT@S!cCkDsE3YG6"@R:R!2"**cCkD8J@!vbcA*@5c*5C>G@@a#@@c@c2a$@@C@RT8R Ք;@R4 Ղ@^@6@Dz<*7R:@|!BC@5R|!!;y6@?h x6@ !R9:@BC@cC:@ :@;@ZkT@T@qTc*!@d6@^@D4RRkT#!@9a7@tS@y a$@@4#@C@~@@yc<S$@@4#@C@~@@|Sy ARcCkDsE^:@@kT***B*cCkDsEL9*RRRR`?*RR`?**R`?*D!cCkDsE+!cCkDsE!cs!RR`?@*0S!cCkDsE&@h@~@4@~@4#҂R*`?@*}R*?@!@~@qS!cCkDsERR?*R`?oR*?@adcCskDsES!cCkDsE     {S[<@f@@*5`AqTv>@f@@@4f@*@[B*SA{è_o[B*SA{è_`rCy@!T[B*SA{è_     {S[Z@q T@rCy@@T*@Ra\8!?a\8`\8qT@c\8 bF Ú% |_c |Ȥ5@pCy?@@TSA[B{è_փb@*@axaR6A4*Q|_dJ55;k@T*RSA[B{è_    {Ss!pA[5@u@`_ T6 @v>c@w@rCy@ TјZ`Z T`@pCy?@` T [BcC*SAsE{Ϩ_ր@qT`"@7 R3`"@`73`"@ P6@R`"@r*T!R3@'4Qq T@`4kRR]y:@? q\84!y"d:C @kTCP@9kT[)XP98@kTkDR`@R`@!R`@pCy?@TRSA*[BcCsE{Ϩ_[B!SA*sE{Ϩ_R*6A4*QQD|_J5C5;k T*rT\@43@/4!Q?qTkCaR@?aV@CqT`R `R3lk`RC`R@?`V@C`&@q$TR`@ ,@?*{7b8`&@qT83@q@T#xcZ@c{@ {@7@sz"@R{@`@7@Z@S9 @c`?*5 @O@ O@c`I {(6A9! šZ#R\8Rу9C\(@B| 4\ qTk@h( SgS` SeS]SLS8*)**c@ S* 2<S2` k@ce2%\qT2 \ qT#\x@`R@C33@` 4QqTkC`R@?`V@C?@?!?C@? C RbbQ@|_@5;Հ8\8c@  8k@ SS0 S( S S S)MSH*#9*\Sc*(*H Sc*2`* g@h"A9 ;B#x{\8`!҃F! Ě QD|_Ȅ!D|ȥ5kD;7<@RBm`@*\8!8mk RҀC`Ic>@C@? C[B[%@ ,@ @ <@h"?1g@`h"-R`rc*#k!RCaIc>@qT?B?q`TC@RC[@RX߈߈w߈߈߈b߈s߈Sȵ߈߈9߈c߈߈߈s߈s߈c߈߈߈       { {_stream-match-mask&smmu_domain->init_mutexdisabling translation stream ID 0x%x out of range for SMMU (0x%x) SMR mask 0x%x out of range for SMMU (0x%x) TLB sync timed out -- SMMU may be deadlocked Blocked unknown Stream ID 0x%hx; boot with "arm-smmu.disable_bypass=0" to allow, but this may have security implications Unexpected global fault, this could be serious GFSR 0x%08x, GFSYNR0 0x%08x, GFSYNR1 0x%08x, GFSYNR2 0x%08x iova to phys timed out on %pad. Falling back to software table walk. translation fault! PAR = 0x%llx Unhandled context fault: fsr=0x%x, iova=0x%08lx, fsynr=0x%x, cbfrsynra=0x%x, cb=%d non-sfailed to allocate arm_smmu_device #global-interruptsmissing #global-interrupts property mmu-mastersSMMU5arm-smmu: deprecated "mmu-masters" DT property in use; %s support unavailable not probing due to mismatched DT properties found %d interrupts but expected at least %d failed to allocate %d irqs failed to get clocks %d probing hardware configuration... SMMUv%d with: no translation support! stage 1 translation stage 2 translation nested translation address translation ops %scoherent table walk (IDR0.CTTW overridden by FW configuration) stream-matching supported, but no SMRs present! stream matching with %u register groups&smmu->stream_map_mutexSMMU address space size (0x%x) differs from mapped region size (0x%x)! impossible number of S2 context banks! %u context banks (%u stage-2 only) failed to set DMA mask for table walker Supported page sizes: 0x%08lx Stage-1: %lu-bit VA -> %lu-bit IPA Stage-2: %lu-bit IPA -> %lu-bit PA found only %d context irq(s) but %d required smmu.%paarm-smmu global faultfailed to request global IRQ %d (%u) Failed to register iommu in sysfs Failed to register iommu preserved %d boot mapping%s cannot attach to SMMU, is it on the same bus? arm-smmu-context-faultfailed to request context IRQ %d (%u) arm-smmu{ {_\\\\\\\\\\\\\\\\\\\\__arm_smmu_tlb_syncarm_smmu_global_faultarm_smmu_context_fault $(*,arm,smmu-v1arm,smmu-v2arm,mmu-400arm,mmu-401arm,mmu-500cavium,smmu-v2nvidia,smmu-500qcom,smmu-v2arm_smmu.disable_bypassarm_smmu.force_stagearm_smmu.license=GPL v2arm_smmu.file=drivers/iommu/arm/arm-smmu/arm_smmuarm_smmu.alias=platform:arm-smmuarm_smmu.author=Will Deacon arm_smmu.description=IOMMU API for ARM architected SMMU implementationsarm_smmu.parm=disable_bypass:Disable bypass streams such that incoming transactions from devices that are not attached to an iommu domain will report an abort back to the device and will not be allowed to pass through the SMMU.arm_smmu.parmtype=disable_bypass:boolarm_smmu.parm=force_stage:Force SMMU mappings to be installed at a particular stage of translation. A value of '1' or '2' forces the corresponding stage. All other values are ignored (i.e. no stage is forced). Note that selecting a specific stage will disable support for nested translation.arm_smmu.parmtype=force_stage:int$$GCC: (GNU) 13.2.1 20231205 (Red Hat 13.2.1-6) F,[^al^ sD^ \[^^8,^pt^d^`d^^^|^1X^!Ghl#[## ^%X^'q^)0^+@^-@ ^/8 ^1X (^3 H^5 (^7. X^9Jh <^;cD^=z^?^A`\^C^E\G^IPX^K^MH^O/p^QHX^Sd ^U}@^W4^YP!8^[^](^_+D^a+^cp:^e0;X^g,<i^i@iKiVi0aiHli`ixiii`iiiixipih ip5i Pi ^hxp(((^- k^kkm^mmo#o:o2NoJ!cok.yoHoo&o$o"p^pp(%p((s  !%')+-/13579;=?ACEIKMOQSUWY[]_acegr9Tex,@To~ ) / A U h s |         # - : S d w          ) C Y p         $ 9 M \ arm-smmu.c__initcall__kmod_arm_smmu__641_2299_arm_smmu_driver_init6arm_smmu_driver_init$x$darm_smmu_free_smearm_smmu_probe_finalizearm_smmu_def_domain_typearm_smmu_runtime_suspendarm_smmu_pm_suspendarm_smmu_set_pgtable_quirksarm_smmu_enable_nestingarm_smmu_of_xlatearm_smmu_get_resv_regionsarm_smmu_device_grouparm_smmu_capablearm_smmu_find_sme.isra.0arm_smmu_domain_allocarm_smmu_map_pagesarm_smmu_unmap_pagesarm_smmu_flush_iotlb_allarm_smmu_tlb_inv_range_s2arm_smmu_tlb_add_page_s2arm_smmu_tlb_inv_range_s1arm_smmu_tlb_add_page_s1arm_smmu_tlb_add_page_s2_v1arm_smmu_device_shutdownarm_smmu_device_removearm_smmu_write_s2crarm_smmu_write_smearm_smmu_release_devicearm_smmu_probe_device__arm_smmu_tlb_syncarm_smmu_iotlb_syncarm_smmu_tlb_inv_walk_s2_v1arm_smmu_tlb_inv_context_s2arm_smmu_tlb_inv_walk_s2arm_smmu_tlb_inv_context_s1arm_smmu_tlb_inv_walk_s1arm_smmu_global_faultarm_smmu_iova_to_physarm_smmu_context_faultarm_smmu_device_resetarm_smmu_runtime_resumearm_smmu_device_probearm_smmu_pm_resumearm_smmu_domain_freearm_smmu_attach_dev__func__.6__func__.1__func__.4CSWTCH.208arm_smmu_s1_tlb_opsarm_smmu_s2_tlb_ops_v1arm_smmu_s2_tlb_ops_v2arm_smmu_pm_opsarm_smmu_of_matchsmmu_generic_v1smmu_generic_v2arm_mmu401arm_mmu500cavium_smmuv2qcom_smmuv2__compound_literal.0__param_str_disable_bypass__param_str_force_stagearm_smmu_driverarm_smmu_ops_rs.7rs.2_rs.5using_legacy_binding__key.3using_generic_binding__key.0__UNIQUE_ID___addressable_arm_smmu_driver_init642__exitcall_arm_smmu_driver_exit__UNIQUE_ID_license647__UNIQUE_ID_file646__UNIQUE_ID_alias645__UNIQUE_ID_author644__UNIQUE_ID_description643__UNIQUE_ID_disable_bypass468__UNIQUE_ID_disable_bypasstype467__UNIQUE_ID_force_stage466__UNIQUE_ID_force_stagetype465__param_disable_bypass__param_force_stage__platform_driver_registerclk_bulk_disableclk_bulk_unpreparemutex_lockmutex_unlockiommu_fwspec_add_idsof_property_read_variable_u32_arrayiommu_alloc_resv_region__list_add_valid_or_reportiommu_dma_get_resv_regionsgeneric_device_groupiommu_group_ref_getdevice_get_dma_attrplatform_driver_unregisterkmalloc_cacheskmalloc_trace__mutex_init__pm_runtime_suspend__pm_runtime_resume_find_first_bit_dev_noticepm_runtime_force_suspendiommu_device_unregisteriommu_device_sysfs_removekfreeiommu_fwspec_freedevice_match_fwnodedriver_find_deviceput_device_dev_err__kmallocdevice_link_add__udelay___ratelimit_raw_spin_lock_irqsave_raw_spin_unlock_irqrestore__const_udelayreport_iommu_faultarm_smmu_write_context_bankclk_bulk_enabledevm_kmallocof_device_get_match_dataof_find_propertyof_dma_is_coherentdevm_platform_get_and_ioremap_resourcearm_smmu_impl_initplatform_irq_countdevm_clk_bulk_get_allclk_bulk_prepareplatform_get_irqdev_err_probe_printk_dev_warndma_set_maskdevm_request_threaded_irqdma_set_coherent_maskiommu_device_sysfs_addiommu_device_register__dev_fwnode__pm_runtime_set_statuspm_runtime_enablefree_io_pgtable_opsdevm_free_irqpm_runtime_set_autosuspend_delay__pm_runtime_use_autosuspendmemsetalloc_io_pgtable_ops_find_next_zero_bitparam_ops_boolparam_ops_int4<T4 8@HhDT <    8 8     ,DTl<TXhpPP $l<djj DT<jj` `,0ptxDPTX      0 0  l""j""j""#@#@#@)))$*H*++,,(,4,D,L,\,d,h,t,,,,,,-@-\-------.. .$.D.(H.0L.(P.0T.d.t.(x.(..P.P.../ //8/ P> h>>>>>?j?j$@@AAP!AP!ABB BBBBjBj D