ELFh>@@.-    _      R_    bR"_     {<@X@R{_    {}RSu@"I~TX@~@bRkB rTZR~"BfU|KkKTRcb3R T|!bhb_@T45(TRSA@{è_SA @{è_     { RR`@`@RR`@RrR @{¨_     {  2R`@`@2R @{¨_    { d@{_    { d@{_    {!@!@{_     {S<@`Z@`btR@`b@`^@SA{¨_    {}RA@D@!|!|@{_    {!!@@{_     {S*q@TRR*SA{¨_2R*SA{¨_     {k@SASA"[cR` ASAR!`@uybvN*@aJ*JA*JA$K`BRR K@`4`@!HA`@`@T!`R?@T`@?@T!`VTT`@?@ T!`^@ T`@!`b@ T!`f@HT`^@* 5`b@*`5+{R@*@ 4`@B!*`b@+@`^@[BcC*SAkD{ƨ_`@V*`@B![B*SAcCkD{ƨ_*`@B!B!t@41T`@B![B*SAcCkD{ƨ_[B*SAcCkD{ƨ_`@!`R}*B!t @*@5aJ@?TB7;BR>`Z@T[B*SAcCkD+@{ƨ_B!t@[B@cC`T`@B![BcCp`@2lR*uR@i[BtcClTj    {S`J@@7[`^HA5G@J@5V@@*5*5J@*@!@*@5V@a^Rc[B@SA{Ũ_րJ@V@@*46`^*B!SA[B@{Ũ_`^B!V@a^Pb@@@\rockchip,grf*ERROR* Unable to get rockchip,grf 3refvpll*ERROR* failed to get reference clock grf*ERROR* failed to get grf clock avdd-0v9avdd-1v8*ERROR* Unable to parse OF data hdmi*ERROR* failed to get phy *ERROR* failed to enable avdd0v9: %d *ERROR* failed to enable avdd1v8: %d *ERROR* Failed to enable HDMI reference clock: %d LITBIG*ERROR* failed to enable grfclk %d *ERROR* Could not write to GRF: %d vop %s output to hdmi dwhdmi-rockchipinno_dw_hdmi_phy2S!@Q%S!@ZbS!@7rB!@@rB!@>~!a@lrE!a@roQE!a@YQE!a@QE!a@ QL!d@C@L;dZ  @rockchip,rk3228-dw-hdmirockchip,rk3288-dw-hdmirockchip,rk3328-dw-hdmirockchip,rk3399-dw-hdmirockchip,rk3568-dw-hdmil r +@ܳ9Zb@(((888l(88(88888 88F#GCC: (GNU) 13.2.1 20231205 (Red Hat 13.2.1-6) ;  _8 `(h\H   H (p,@XX0z@, xd""#h%Xx'''P'P'`'x 3'H'@]'r'0'h'x 'h '( @ '( - >' (R *   #%)cr )7LYgt%6BQ\tdw_hdmi-rockchip.c$x$ddw_hdmi_rockchip_encoder_disabledw_hdmi_rockchip_encoder_mode_fixupdw_hdmi_rockchip_encoder_atomic_checkdw_hdmi_rockchip_resumedw_hdmi_rockchip_mode_validdw_hdmi_rk3328_setup_hpddw_hdmi_rk3228_setup_hpddw_hdmi_rockchip_genphy_disabledw_hdmi_rockchip_genphy_initdw_hdmi_rockchip_removedw_hdmi_rockchip_unbinddw_hdmi_rockchip_encoder_mode_setdw_hdmi_rockchip_probedw_hdmi_rk3328_read_hpddw_hdmi_rockchip_binddw_hdmi_rockchip_encoder_enablerockchip_mpll_cfgdw_hdmi_rockchip_opsdw_hdmi_rockchip_dt_idsrk3228_hdmi_drv_datark3288_hdmi_drv_datark3328_hdmi_drv_datark3399_hdmi_drv_datark3568_hdmi_drv_datadw_hdmi_rockchip_encoder_helper_funcsdw_hdmi_rockchip_pmrk3568_chip_datarockchip_cur_ctrrockchip_phy_configrk3399_chip_datark3328_hdmi_phy_opsrk3328_chip_datark3288_chip_datark3228_hdmi_phy_opsrk3228_chip_datadw_hdmi_resumeclk_round_ratedw_hdmi_phy_setup_hpdregmap_writephy_power_offphy_power_oncomponent_deldw_hdmi_unbinddrm_encoder_cleanupclk_disableclk_unprepareregulator_disableclk_set_ratecomponent_adddw_hdmi_phy_read_hpddevm_kmallocof_match_nodedevm_kmemdupdrm_of_find_possible_crtcsrockchip_drm_encoder_set_crtc_endpoint_idsyscon_regmap_lookup_by_phandledevm_clk_get_optionaldevm_clk_getdevm_regulator_getdevm_phy_optional_getregulator_enableclk_preparedrm_dev_printkclk_enabledrm_simple_encoder_initdw_hdmi_binddrm_of_encoder_active_endpoint__drm_dev_dbgdw_hdmi_rockchip_pltfm_driverdw_hdmi_phy_update_hpdxPQ))RSSSRSS4T\U|))VWXYZ[[,\L)P)`]^SS$_4)8)@`Xabc##d#@#@e#x#xf0#4#8gL#P#Tgh#l#phiij#h#8#h#8k[[# #$#8(#8,kP#@X#@\#8`#8dkl#p#8t#x#8|k##8##8k#H#He##8 ##8k$l48Xmln#P#8#P#8k##8##8kZ SX(Y0ZojlSY Z # # # # pH j` #d #8h #l #8p k Z # #8 # #8 k Y Z # #@ p@#h)`)x0X`@h8pPPX )x ))@x)@)0  8`hXp8```X))h )( ) )h ()( h)#())h )( H xrh @ P )X )h ` )(  ) #(  ) )h )( H   ^ r .symtab.strtab.shstrtab.rela.text.rela.data.bss.rela__patchable_function_entries.rodata.str1.8.rela.rodata.comment.note.GNU-stack @ @) ++ &@6x+1, ;0 6@H7+;8 6@`7+;@ 6@x7+ ;H 6@7+ ;P 6@7+;X 6@7+;` 6@7+;h 6@7+;p 6@8+;x 6@ 8+; 6@88+; 6@P8+; 6@h8+; 6@8+ X2 :; 6@8+#; 6@8+%l g@8+'t0/} ,P #=